		Performance report for SiT9365, 300 MHz, HCSL		
S Time	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018

Performance report for SiT9365 - 300 MHz, HCSL

Conditions:

- Frequency 300 MHz
- VDD: 2.5 V, 3.3 V
- Room temperature
- Termination:
 - $\circ~$ 30 Ω series and 50 Ω to GND.

Equipment:


Model	Measurement / Purpose
Keysight DSA90604A (6 GHz,	Period jitter, differential voltage swing, rise/fall
20 Gsps)	time, duty cycle
Keysight 5052B Signal Source	Phase noise, integrated phase jitter
Analyzer	
Keysight 34980A	Power supply current
Keysight E3631A	Power supply
Keysight 53230A	Frequency


Test setup:

For waveform parameters measurement (rise/fall time, differential swing, duty cycle), both DUT outputs are terminated with 30 Ω series and 50 Ω to GND. Output signals are measured using Keysight 1134B active probe with Keysight N5425B probe head. All measurements are applied to the differential waveform. Figure 1 shows test setup diagram for waveform parameters measurement.

5451 Patrick Henry Drive	, Santa Clara	, California 95054	• 408.328.4400	 sitime.com
--------------------------	---------------	--------------------	----------------	--------------------------------

Si Time [®]		Performance report for SiT9365, 300 MHz, HCSL		
	Type:	Performance reportRev:1.0		1.0
	Orig:		Date:	April 16, 2018





For period jitter measurement output is terminated with 30 Ω series and 50 Ω to GND at the input of hi-speed comparator (ADCMP581). AC coupled comparator's output is connected to oscilloscope channel. Figure 2 shows test setup diagram for period jitter measurement.




Figure 2: Test setup for measuring period jitter

For phase noise measurements, differential signal is converted to single-ended using impedance matching transformer. Transformer's output is connected to measurement instrument. Output is also terminated with 30 Ω series at the source side. Figure 3 shows test setup diagram for phase noise measurement.

5451 Patrick Henry Drive, Santa Clara, California 95054 • 408.328.4400 • sitime.com	
---	--




Figure 3: Test setup for measuring phase noise.

For IDD measurement device output is floating. For frequency measurement differential-to-single-ended converter is used.

Data:

- Phase noise
- Integrated phase jitter
- RMS period jitter
- Peak-to-peak period jitter
- Rise/fall time
- Duty cycle
- Differential output swing
- IDD
- Frequency stability over temperature

Parameter	Units	Voltage	
Farantelei		2.5 V	3.3 V
Integrated Phase jitter (1.875 MHz - 20 MHz)	fs, rms	72	72
Integrated Phase jitter (12 kHz - 20 MHz)	fs, rms	200	208
Period jitter	ps, rms	1.02	0.99
Period jitter (10,000 cycles)	ps, pk-pk	7.82	7.71
Duty cycle	%	49.9	49.9
Rise time (20% - 80%)	ps	393	389
Fall time (80% - 20%)	ps	400	396
Differential voltage swing	V	1.47	1.52
Current consumption (no load, output enabled)	mA	79.7	80.8
Current consumption (no load, output disabled)	mA	50.3	50.8

Table 1: Summary performance data

5451 Patrick Henry Drive, Santa Clara, California 95054	• 408.328.4400 • sitime.com
---	-----------------------------

		Performance report for SiT9365, 300 MHz, HCSL		
S ¹ Time	Туре:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 4: Phase noise, 2.5 V

5451 Patrick Henry Drive, Santa Clara, California 95054 • 4	408.328.4400 • sitime.com
---	---------------------------

		Performance report for SiT9365, 300 MHz, HCSL		
S ¹ Time	Туре:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 5: Phase noise, 3.3 V

5451 Patrick Henry Drive, Santa Clara, California 95054 •	408.328.4400 • sitime.com
---	---------------------------

		Performance report for SiT9365, 300 MHz, HCSL		
S ⁷ Time	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018



Figure 6: Output waveform, 2.5 V

5451 Patrick Henry Drive, Santa Clara	California 95054	• 408.328.4400	 sitime.com
---------------------------------------	------------------	----------------	--------------------------------

		Performance report for SiT9365, 300 MHz, HCSL		
STITIME	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018






Figure 7: Output waveform, 3.3 V

		Performance report for SiT9365, 300 MHz, HCSL		
Si Time [®]	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018





*SiT9365 frequency stability is independent of output frequency.

5451 Patrick Henry Drive, Santa Clara, California 9505	4 • 408.328.4400 • sitime.com
--	-------------------------------

		Performance report for SiT9365, 300 MHz, HCSL		
Si Time [®]	Type:	Performance report	Rev:	1.0
	Orig:		Date:	April 16, 2018




Figure 9: Frequency stability over temperature, 3.3 V

5451 Patrick Henry Drive, Santa Clara, California	95054 • 408.328.4400 • sitime.com
---	-----------------------------------